2025. HIGH SPEED AREA EFFICIENT VLSI ARCHITECTURE OF THREE OPERAND BINARY ADDER. Diversity and Biodiversity Archives. 5, 2 (Nov. 2025), 15–22.