HIGH SPEED AREA EFFICIENT VLSI ARCHITECTURE OF THREE OPERAND BINARY ADDER. DBA. 2025;5(4):15-22. Accessed July 28, 2026. https://stanfordgroup.org/index.php/DBA/article/view/24