HIGH SPEED AREA EFFICIENT VLSI ARCHITECTURE OF THREE OPERAND BINARY ADDER. Diversity and Biodiversity Archives, [S. l.], v. 5, n. 4, p. 15–22, 2025. Disponível em: https://stanfordgroup.org/index.php/DBA/article/view/24. Acesso em: 28 jul. 2026.