“HIGH SPEED AREA EFFICIENT VLSI ARCHITECTURE OF THREE OPERAND BINARY ADDER”. 2025. Diversity and Biodiversity Archives 5 (2): 15-22. https://stanfordgroup.org/index.php/DBA/article/view/24.