“HIGH SPEED AREA EFFICIENT VLSI ARCHITECTURE OF THREE OPERAND BINARY ADDER” (2025) Diversity and Biodiversity Archives, 5(4), pp. 15–22. Available at: https://stanfordgroup.org/index.php/DBA/article/view/24 (Accessed: 28 July 2026).