“HIGH SPEED AREA EFFICIENT VLSI ARCHITECTURE OF THREE OPERAND BINARY ADDER”, DBA, vol. 5, no. 4, pp. 15–22, Nov. 2025, Accessed: Jul. 28, 2026. [Online]. Available: https://stanfordgroup.org/index.php/DBA/article/view/24