“HIGH SPEED AREA EFFICIENT VLSI ARCHITECTURE OF THREE OPERAND BINARY ADDER”. Diversity and Biodiversity Archives, vol. 5, no. 2, Nov. 2025, pp. 15-22, https://stanfordgroup.org/index.php/DBA/article/view/24.