HIGH SPEED AREA EFFICIENT VLSI ARCHITECTURE OF THREE OPERAND BINARY ADDER. DBA [Internet]. 2025 Nov. 21 [cited 2026 Jul. 28];5(4):15-22. Available from: https://stanfordgroup.org/index.php/DBA/article/view/24